联系方式
地 址:深圳市龙岗区南湾街道平吉大道1号建昇大厦B栋1605号(李朗软件园对面)
联系人:周工
电 话:0755-88820678
传 真:
信 箱:498187676@qq.com
LM3S2671单片机解析及IC解密研究
 32-bit ARM? Cortex?-M3 50-MHz processor core with System Timer (SysTick), integrated Nested Vectored Interrupt Controller (NVIC), Memory Protection Unit (MPU), and Thumb-2 instruction set
  Full-featured debug solution with debug access via JTAG and Serial Wire interfaces, and IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
  128 KB single-cycle flash and 32 KB single-cycle SRAM
  Internal ROM loaded with StellarisWare? software
  ARM PrimeCell? 32-channel configurable μDMA controller
  3-33 GPIOs (depending on configuration) with programmable control for GPIO interrupts and pad configuration
  ARM FiRM-compliant Watchdog Timer ; plus four General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters and can be configured to operate independently
  10-bit Analog-to-Digital Converter (ADC) with four analog input channels and a sample rate of 500 thousand samples/second
  Fully programmable 16C550-type UART with IrDA support
  Synchronous Serial Interface (SSI), supporting operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
  Inter-Integrated Circuit (I2C) Interface, providing Standard (100 Kbps) and Fast (400 Kbps) transmission and support for sending and receiving data as either a master or a slave
  Controller Area Network (CAN) Interface using CAN protocol version 2.0 part A/B and with bit rates up to 1 Mbps
  Three integrated analog comparators configurable for output to initiate an ADC sample sequence, drive an output pin or generate an interrupt
  One PWM generator blocks, each with one 16-bit counter, two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector; one PWM fault inputs to promote low-latency shutdown
  Industrial-range 64-pin RoHS-compliant LQFP package
返回顶部